This paper presents a hardware implementation of design rule checker using a specialized Content Addressable Memory(CAM) for the Manhattan geometric designs. Two dimensional relationships between rectangular objects in a design are checked with one dimensional design rules. The input data is processed by the pixel pre-processor in such a way that direct comparison between the input data and the stored rules in the CAM is possible. The comparison by the CAM reduces the number of memory references and logic operations of pattern matching and the simple architecture of the system enables a low cost implementation.
INTRODUCTION
Special purpose hardware for electrical CAD has been studied for a number of years. Several experimental systems reported their gain over the general purpose hardware [1] . As the designs get larger, the CAD algorithms require more computing and data processing power and hence the opportunities for a hardware oriented solutions are increased. To prevent the drastic increase in the processing time, hierarchical or online design rule checking methods are often used during various design phases. However, in practice, there still exists the need for batch type design rule checking of the full design for the final verification. An efficient hardware implementation of the design rule check is valuable at this stage.
The mask layout of a design is represented as a set of images with multiple layers and can be visualized with bitmap data. The bitmap representation has several advantages in hardware implementation. It preserves the geometric shape and the location of an object and thus it does not need additional steps for conversion or modification of raw data, which gives inherent simplicity to the algorithm. The DRC algorithms which use raster scan on bitmap data method, utilizes a moving window of a certain size which scans the design onto a fine square grid. The combinatorial increase in the [4] . Others use parallel processing technique, using a number of small pixel processing elements connected to each other [5] . Each input pixel maps directly onto the individual processing element, which performs simple logic operations with its neighbors. Even the simple processors need considerable amount of circuitry to perform logic operations and interactions among the neighbors. The limitation on the window size and the high cost of complex hardware are the factors which make the hardware implementation of the design rule check less attractive. This paper presents a simple and thus a low cost hardware implementation based on the raster scan method for the designs in Manhattan geometry. The system uses a window whose size is big enough to hold the maximum constraint size in a design rule set. The window detects corners on a mask layout and repeats the one dimensional checking along these corners. This eliminates the need for two dimensional rule set has been successfully applied in the pattern matching or string matching operations where the stored information is retrieved based on the data itself, rather than by its storage location. The input data is compared to each of the memory words in a CAM in parallel and the result is returned usually in one clock cycle by a match output, matched data and address-(es) [6] . Due to the nature of the problem, a CAM naturally fits the design rule checking. In the proposed method, one dimensional rules are encoded and stored in a specially designed CAM. The input pixels from the pixel pre-processing element are broadcast and compared to the contents of the CAM. The CAM generates match output with corresponding address in case of any violation or match.
Even though the number of error patterns is finite for a given window, the combinatorial increase of the error patterns resulting from the increase of window size is a significant limitation of this approach [7] . However, considering that a design rule is a distance between any two objects, it can be expressed in one dimension even though the checking would be repeated in multiple directions or in a circular fashion with reference to a given pixel. The Figure 5 ) are used to set the maximum constraint in each direction. Figure 4 shows an example of a corner and its checking flow.
IMPLEMENTATION
The design rule checker is divided into two functional blocks, the rule set table and the pixel preprocessor as shown in Figure 5 . Each rule in the rule set is encoded and stored in the CAM with a tag which holds a code of associated layer(s). A single word in the CAM represents a rule or constraint. The pixel pre-processor is used to pre-process incoming pixels so that direct comparison between the postprocessed pixels and the rules stored in the CAM is possible. Table   Two Since the design rules checking is done for two layers at a time and the rule set table holds the rules for all layers, the CAM needs to enable the processing of the corresponding rules to the layers before the checking operation. The layer relationship to a rule is stored in the word enable array ( Figure 5 ). If a given layer information matches one or more words stored in the layer select array, the corresponding words of design rule are enabled and ready to compare with the input data. The detailed circuit diagram of a layer select word is shown in Figure 6 . The memory cells in the layer select array is the same as that of the conventional static CAM which performs the exact match operation. The match sense amplifier senses and holds the layer match status. The inverted output of a match sense amplifier enables or disables the precharge for the subsequent word in the rule set arLayer Amp FIGURE 6 Layer select and word enable ray. The CAM based rule set table is designed using 21a double metal CMOS design rule for fabrication through MOSIS.
CAM for Rule

Pixel Pre-processor
The pixel pre-processor consists of a window buffer, two pairs of flag registers, four corner detecting circuits, input and output buffers and a control part. Two modes of checking are available in the rule checking operations. A sequential mode checks the pixels in X-direction and Y-direction of the current reference pixel sequentially. After the two directional checks, the window moves by 1 pixel and repeats the checks. Prior to the horizontal and vertical checks, the diagonal checking operation can be activated by detecting the existence of corner patterns at the four corners of the window. The corner detectors are designed to detect the conditions of three adjacent pixels at each corner of the window which determine whether any of the corner pixels of the window is the corner pixel of a mask layer. The conditions are similar to that of corner based DRC algorithms [10] . If a reference pixel at a corner of the window is in one quadrant and all three adjacent pixels in the other three quadrants are of the same type but different from the reference pixel, the reference pixel is regarded as a corner in a mask layer. The conditions and schematics of the northeast corner detector is shown in Figure 7 (a) and 7(b) respectively.
If one or more of the four reference pixels are at the corner, the surrounding pixels within the maximum constraint of the given mask layer are checked for violation serially. The serial shifts of the surrounding pixels occur in two directions: horizontal 
